PIC18F4620-I/ML【PDF 223/286 页】IC MCU FLASH 32KX16 44QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3818

219页 220页 221页 222页 [223页]224页 225页 226页 227页

1996 Microchip Technology Inc.

DS30412C-page 41

PIC17C4X

6.7

Program Counter Module

The Program Counter (PC) is a 16-bit register. PCL, the

low byte of the PC, is mapped in the data memory. PCL

is readable and writable just as is any other register.

PCH is the high byte of the PC and is not directly

addressable. Since PCH is not mapped in data or pro-

gram memory, an 8-bit register PCLATH (PC high latch)

is used as a holding latch for the high byte of the PC.

PCLATH is mapped into data memory. The user can

read or write PCH through PCLATH.

The 16-bit wide PC is incremented after each instruc-

tion fetch during Q1 unless:

Modied by GOTO, CALL, LCALL, RETURN, RETLW,

or RETFIE instruction

Modied by an interrupt response

Due to destination write to PCL by an instruction

“Skips” are equivalent to a forced NOP cycle at the

skipped address.

Figure 6-11 and Figure 6-12 show the operation of the

program counter for various situations.

FIGURE 6-11: PROGRAM COUNTER

OPERATION

FIGURE 6-12: PROGRAM COUNTER USING

THE CALL AND GOTO

INSTRUCTIONS

Internal data bus <8>

PCLATH

PCH

PCL

5 4

8 7

Last write

to PCLATH

PCLATH

Opcode

PCH

PCL

Using Figure 6-11, the operations of the PC and

PCLATH for different instructions are as follows:

LCALL

instructions:

An 8-bit destination address is provided in the

instruction (opcode). PCLATH is unchanged.

PCLATH

→ PCH

Opcode<7:0>

→ PCL

Read instructions on PCL:

Any instruction that reads PCL.

PCL

→ data bus → ALU or destination

PCH

→ PCLATH

Write instructions on PCL:

Any instruction that writes to PCL.

8-bit data

→ data bus → PCL

PCLATH

→ PCH

Read-Modify-Write instructions on PCL:

Any instruction that does a read-write-modify

operation on PCL, such as ADDWF PCL.

Read:

PCL

→ data bus → ALU

Write:

8-bit result

→ data bus → PCL

PCLATH

→ PCH

RETURN

instruction:

PCH

→ PCLATH

Stack<MRU>

→ PC<15:0>

Using Figure 6-12, the operation of the PC and

PCLATH for GOTO and CALL instructions is a follows:

CALL

, GOTO instructions:

A 13-bit destination address is provided in the

instruction (opcode).

Opcode<12:0>

→ PC <12:0>

PC<15:13>

→ PCLATH<7:5>

Opcode<12:8>

→ PCLATH <4:0>

The read-modify-write only affects the PCL with the

result. PCH is loaded with the value in the PCLATH.

For example, ADDWF PCL will result in a jump within the

current page. If PC = 03F0h, WREG = 30h and

PCLATH = 03h before instruction, PC = 0320h after the

instruction. To accomplish a true 16-bit computed jump,

the user needs to compute the 16-bit destination

address, write the high byte to PCLATH and then write

the low value to PCL.

The following PC related operations do not change

PCLATH:

LCALL

, RETLW, and RETFIE instructions.

Interrupt vector is forced onto the PC.

Read-modify-write instructions on PCL (e.g.BSF

PCL

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式